Description of safety CPU module states