Transitions between safety CPU states